Excercise #6: How to handle exceptions in RISC-V core