Excercise #4: RISC-V Control and Status Registers