RISC-V Logical Instructions