Verilog Lecture 8 of 10 - 2009