Verilog Lecture 9 of 10 - 2009