Verilog Lecture 6 of 10 - 2009