Verilog Lecture 4 of 10 - 2009