Verilog Lecture 7 of 10 - 2009