CORDIC Design & Simulation in Verilog